UltraSoC brings SEGGER J-Link to embedded debug and analytics environment

J-Link probes support RISC-V, Arm and other CPU platforms

UltraSoC today announced that it has partnered with SEGGER to offer support for J-Link debug probes within UltraSoC’s integrated system on chip (SoC) monitoring and analytics environment. SEGGER’s J-Link probes are amongst the industry’s most widely-used and support the debug of popular processor platforms including RISC-V, and both current and legacy Arm cores. The partnership gives SoC developers easy access to J-Link via a single interface when debugging using UltraSoC’s flexible on-chip monitoring and analytics infrastructure.

UltraSoC is dedicated to making designers’ lives easier: providing an open and accessible vendor-agnostic environment that suits the preferences of individual engineers in terms of processor architecture, development tools and hardware. In supporting the widest range of platforms and tools within its framework, UltraSoC opens the advantages of its embedded analytics platform to more designers, who benefit from faster development time, accelerated debug, and reduced risks and costs.

The integration of full support for SEGGER’s J-Link probes means that probe configuration and debug monitoring can take place under a single environment. In using UltraSoC’s embedded analytics, designers will get insights into the CPU’s operation, both during the design process and later in-field, as part of the wider system design.

UltraSoC CEO Rupert Baines commented, “Chip designers, like all engineers, want to be able to select the best tools for the job. At UltraSoC we are committed to partnering with best-in-class hardware and software vendors to ensure our mutual customers can maximize their potential for productivity and innovation. As one of the leading names in our industry, SEGGER fits perfectly within that strategy. As we support more and more customers on the open-source RISC-V platform, the need for flexibility and openness increases significantly. The industry is changing, and collaboration across the ecosystem is now more essential than ever.”

Harald Schober, Director Sales/Marketing at SEGGER, adds: “We are delighted to be working with UltraSoC – we share the commitment to provide the best tools to support designers of the key proprietary and open-source CPU architectures. Our two companies already share customers and we expect this to grow rapidly on RISC-V as well as other platforms. Enabling access to the SEGGER J-Link functionality from within the UltraSoC environment makes perfect sense.”

SEGGER is one of the industry’s leading suppliers of software, hardware, and development tools for embedded systems, offering developers affordable, high quality, flexible, easy-to-use tools, and middleware components throughout the entire development flow. The company introduced the J-Link to the Arm market in 2004 and became the supplier of the industry standard debug probe for Arm developers. Because of their ease-of-use and fast, reliable operation, the J-Link range of probes remains an industry leader, while offering designers a scalable affordable and fully-featured solution.

SEGGER is continuously adding support for a wider range of cores, including its recent addition of RISC-V support. In working across different platforms, in most cases the J-Link only requires a minor software/firmware update: there is no need to buy a new J-Link probe or a new license when switching to a different supported CPU family or tool-chain. All J-Link models are fully compatible, come with unlimited free upgrades, and users upgrading to a higher-end model can simply plug-and-play.

Comments are closed.