LATEST NEWS

Avnet ASIC and Bar-Ilan University Launch Innovation Center for Next Generation Chiplets

Collaboration aims to accelerate Europe’s adoption of chiplets and advanced 2.5D and 3D chip packaging solutions

Avnet ASIC, a leading provider of ASIC and SoC turnkey solutions,  a division of Avnet (NASDAQ: AVT) and a TSMC VCA, together with Bar-Ilan University, announced a strategic collaboration to establish an Advanced Chiplet Innovation Center, scheduled to open in 2026. Located within Avnet ASIC’s facility, the center will focus on developing next-generation 2.5D and 3D integration solutions based on TSMC’s advanced technology nodes, tailored to the rapidly growing European ASIC market.

The partnership brings together Avnet ASIC’s proven expertise in ASIC design, physical implementation, and advanced packaging, with Bar-Ilan University’s EnICS Institute, a leading academic research group in advanced semiconductor architecture, research and development. By combining industry experience and academic innovation, the center aims to create unique design approaches and provide a practical platform for translating research into deployable advanced chiplet packaging solutions.

Meeting Europe’s Growing Demand for Chiplets and Advanced Integration

Europe’s semiconductor ecosystem is expanding through both public and private initiatives, creating increasing demand for advanced chip packaging capabilities. European fabless companies, in particular, require chiplet architectures, 2.5D interposers, and 3D integration solutions to meet modern performance, power, and form-factor requirements.

The Advanced Chiplet Innovation Center will offer a collaborative environment where Avnet engineers and Bar-Ilan researchers work side by side to develop, evaluate, and refine advanced heterogeneous integration technologies under Avnet’s technical umbrella. The platform leverages TSMC’s leading-edge process nodes as its technical foundation, ensuring that designs are compatible with global high-performance manufacturing standards while remaining flexible for European customer requirements.

 A New Model for Industry–Academic Collaboration

Operating as a physical hub within Avnet ASIC’s development facility, the center will focus on integrated 2.5D and 3D chiplet packaging solutions on the most advanced TSMC technologies. Workstreams include electrical and mechanical co-design, simulation and optimization, power integrity, thermal modeling, and signal integrity, as well as verification methodologies for chiplet-based architectures.

The collaboration also enables Bar-Ilan University to channel cutting-edge academic research directly into industry, providing a unified environment where innovation and practical engineering converge. This approach helps European companies accelerate innovation while mitigating risk, bridging the gap between academic discovery and industrial deployment.

Yulia Milshtein, GM and Head of Business of Avnet ASIC, said: “European companies are increasingly seeking local advanced packaging solutions to meet complex system integration requirements. By combining Bar-Ilan University’s research capabilities with our engineering and manufacturing expertise, we are creating a platform that helps the European fabless community bring complex architectures to market faster and more reliably.”

Prof. Alexander Fish, Founder and Co-director of the EnICS Labs Institute at Bar-Ilan University, added: “This collaboration allows our researchers to translate cutting-edge academic work into real-world advanced implementations. Together with Avnet ASIC, we strengthen Europe’s semiconductor capabilities and provide a practical path for innovation.”


Credit: Yoni Reif

Danit

Recent Posts

TUSK IC Raises €15 Million to Scale Standard-CMOS Ka-Band Beamformers

The Belgian semiconductor company is moving its transmit and receive beamformer ICs from prototype production…

34 minutes ago

Axelera AI Launches 629-TOPS Europa Processor for Enterprise and Physical AI

The 5 nm inference accelerator combines eight AI cores with 16 RISC-V vector cores, onboard…

37 minutes ago

Lattice Opens Orders for Mach-N2 Secure-Control FPGAs with Post-Quantum Protection

The new Nexus 2-based family scales to 220,000 system logic cells, while a dedicated Root-of-Trust…

38 minutes ago

Semtech Moves 50G Fronthaul Silicon into Volume Production

Semtech has moved a portfolio of optical receiver and signal-conditioning components into volume production for…

1 hour ago

TU Delft Gives Tiny Drones Whiskers for Navigation in Darkness

Researchers at Delft University of Technology have developed a lightweight tactile-sensing system that allows a…

2 hours ago

NewPhotonics® and Tower Semiconductor Begin High-Volume Shipments of Laser-Integrated, Serviceable Optical Engine PICs for Scale-Out and Scale Up AI Interconnect

Companies commercialize scale manufacturability of 800G to 1.6T PICs in external pluggable and CPX MSA…

4 days ago